cdfii_logo.gif (2402 bytes)Schematics
Home ] [ Schematics ] Artwork ] Parts Directory ] Documents ] Prototype ]

 


The schematics for the DCAS are on 11x17 paper.  On most printers this is the Ledger paper size.

Sheet 1   Front Panel Connector 1, with Receivers
Sheet 2   Front Panel Connector 2, with Receivers
Sheet 3   Front Panel Connector 3, with Receivers
Sheet 4   Front Panel Connector 4 with Receivers
Sheet 5   Master Xilinx
Sheet 6   Data Phasing Chips I
Sheet 7   Data Phasing Chips II
Sheet 8   Xilinx Configuration Memory and CLOCK Drivers
Sheet 9   Multiplexing of Front Panel Input Signals
Sheet 10   Tower 0 Cluster Cells
Sheet 11   Tower 1 Cluster Cells
Sheet 12   Tower 2 Cluster Cells
Sheet 13   Tower 3 Cluster Cells
Sheet 14   Tower 4 Cluster Cells
Sheet 15   Tower 5 Cluster Cells
Sheet 16   Tower 6 Cluster Cells
Sheet 17   Tower 7 Cluster Cells
Sheet 18   Diagnostic Connector I
Sheet 19   Diagnostic Connector II
Sheet 20   Diagnostic Connector III
Sheet 21   Diagnostic Connector IV
Sheet 22   Diagnostic Connector V
Sheet 23   Multiplexed Input to the Cluster Cells
Sheet 24   Diagnostic Adder Tree Inputs I: Local
Sheet 25   Diagnostic Adder Tree Inputs I: Daisy
Sheet 26   EM, NTow Local & Daisychain Adding
Sheet 27   Had Local and Daisychain Adding
Sheet 28   Found Flags
Sheet 29   Board Header Word
Sheet 30   P0 Backplane Connector
Sheet 31   P1 Backplane Connector
Sheet 32   P2 Backplane Connector
Sheet 33   P3 Backplane Connector
Sheet 34   J1, J2 Signal Buffering and Fanout
Sheet 35   J3 Drivers and Fanout
Sheet 36   J3 Signal Handling
Sheet 37   VME Interface:   Cypress Chipset
Sheet 38   VME Signal Breakout
Sheet 39   VME Interface:   Address Comparator Logic
Sheet 40   VME Interface:   Chip Enables, Read and Write Strobes
Sheet 41   VME Interface:   Partitioning of LD and LA Busses
Sheet 42   Command Register and Control Logic
Sheet 43   ID PROM, Reset, Odds and Ends
Sheet 44   Power and Ground